Suiyuan Technology and ZTE released the Yunsui ESL64-O supernode, using a self-developed AI chip to achieve 0 cables through an OEX orthogonal backplane design, greatly reducing interconnection costs. In addition, Suiyuan Technology and Xianfeng Technology also released advanced CoPos panel-level packaging samples compatible with AI computing power chips.

Disclaimer:Webull uses external vendor Google Translation Service for news translations where we endeavour to ensure these are correct, however, we recommend that you please double-check this information accordingly. Webull is not responsible for translation errors or issues.